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Abstract: The research and development of hardware designs for decimal arith-
metic is currently going under an intense activity. For most part, the methods
proposed to implement fixed and floating point operations are intended for ASIC
designs. Thus, a direct mapping or adaptation of these techniques into a FPGA
could be far from an optimal solution. Only a few studies have considered new
methods more suitable for FPGA implementations. A basic operation that has
not received enough attention in this context is multi-operand BCD addition.
For example, it is of interest for low latency implementations of decimal fixed
and floating point multipliers and decimal fused multiply-add units. We have
explored the most representative proposals for multi-operand BCD addition and
found that the resultant implementations in FPGAs are still very inefficient in
terms of both area and latency when compared to their binary counterparts.
In this paper we present a new method for fast and efficient implementation
of multi-operand BCD addition in current FPGA devices. In particular, our
proposal maps quite well into the slice structure of the Xilinx Virtex-5/Virtex-6
families and it is highly pipelineable. The synthesis results for a Virtex-6 device
indicate that our implementations halve the area and latency of previous pro-
posals, presenting area and delay figures close to those of optimal binary adder
trees.
Key-words: Decimal arithmetic, IEEE 754-2008, BCD multi-operand addi-
tion, carry-ripple adder, pipelined adder trees, FPGA implementation
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Addition décimale multi-opérande sur FPGA
Résumé : La recherche sur l’implantation en matériel de l’arithmétique déci-
male est actuellement très active, la plupart des travaux portant sur des opéra-
teurs pour les processeurs, en virgule fixe ou flottante. Mais les techniques
développées pour un circuit intégré n’aboutissent pas forcément à une implémen-
tation optimale dans un FPGA. Il n’y a que peu d’études ciblant explicitement
les FPGA. Cet article s’intéresse dans ce contexte, à l’addition BCD multi-
opérande, au cœur de multiplieurs et de multiplieurs-accumulateurs à faible
latence.
Nous étudions les architectures proposées pour cette opération décimale, et
nous observons que, sur FPGA, leur performance (surface et latence) est très
inférieure à celle des opérations binaire à précision comparable. Nous présentons
donc dans cet article une nouvelle technique d’addition BCD multi-opérandes
qui s’avère plus efficace que les propositions précédentes sur les FPGA actuels.
Elle s’adapte particulièrement bien à la structure fine des FPGA Xilinx Virtex-
5/Virtex-6, et se prête bien au pipeline. Les résultats de synthèse montrent que
notre implémentation divise par deux la surface et la latence par rapport aux
propositions précédentes, les ramenant à des valeurs comparables à celles des
meilleurs additionneurs multi-opérandes binaires.
Mots-clés : Arithmétique décimale, IEEE 754-2008, addition BCD multi-
opérande, additionneur à propagation de retenue, arbres d’addition pipelinés,
implémentation sur FPGA
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1 Introduction
For years, the use of dedicated decimal hardware has been limited to main-
frame business computers [25, 6, 4] and handheld calculators at the low end
[7]. Very recently a renewed interest in providing hardware acceleration for
decimal arithmetic has emerged [9]. It has been boosted by the numerically
intensive computing requirements of new commercial, financial and Internet ap-
plications, such as e-commerce and e-banking. Because of the perspectives of a
more widespread use of decimal processing, the revised IEEE 754-2008 Standard
for Floating-Point [19] incorporates a specification for decimal arithmetic.
Besides, the advances in FPGA technology have opened up new opportuni-
ties to implement efficient floating-point coprocessors for specialized tasks [28]
for a fraction of the cost of an ASIC implementation. Thus, even though most
of the current research on decimal arithmetic is targeted at high-performance
VLSI design [10, 12, 14, 20, 21, 26, 31], a few works present implementations of
decimal arithmetic units for FPGAs [3].
The design of decimal units for FPGAs faces several challenges: first, the
inherent inefficiency of decimal representations in systems based on two-state
logic and a complex mapping of the decimal arithmetic rules into boolean logic.
On the other hand, the special built-in characteristics of FPGA architectures
make it difficult to use many well-known methods to speedup computations
(for example, carry-save and signed-digit arithmetics). Therefore, it may be
preferable to develop specific decimal algorithms more suitable for FPGAs rather
than adapting existing ones targeted for ASIC platforms.
In this context, we present the algorithm, architecture and FPGA imple-
mentation of a novel unit to perform fast addition of a large amount of decimal
(BCD) fixed-point or integer operands. This operator is also of key impor-
tance for other arithmetic operations such as decimal multiplication and divi-
sion. Among the novel contributions of this work are the following:
• A new decimal carry-propagate addition algorithm.
• A decimal digit adder based on this algorithm that makes a full use of the
fast carry chain and slice logic of a state-of-the-art FPGA device.
• A highly pipelineable, minimum logic depth tree structure of decimal
adders, which can be configured to sum any arbitrary number of BCD
operands running at clock rates up to 765 MHz in a Xilinx Virtex-6 de-
vice.
The structure of the paper is as follows. In Section 2 we present a survey of
prior work on multi-operand addition. In Section 3 we introduce a new method
for BCD carry-propagate addition. Section 4 presents the combinational and
pipelined architectures of the proposed BCD multi-operand adders and their
implementation in a Xilinx Virtex-5/6 FPGA [32]. Estimations for area and
delay and a comparison are shown in Section 5. Finally, the conclusions are
summarized in Section 6.
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2 Survey of Multi-Operand Addition Methods
In this Section we present prior work on binary and decimal multi-operand
addition and analyse different representative FPGA implementations, discussing
their associated advantages and costs. Based on the conclusions extracted from
this survey, in Section 3 we present a proposal that leads to more efficient
implementations of decimal multi-operand adders in FPGA platforms.
2.1 Multi-operand adders for FPGAs
Binary multi-operand adders are generally arranged in two ways: in an array
of rows or in a tree-like structure. In an array configuration each row of adders
reduces one further operand, so that m levels of adders are required to reduce
m operands into a final one. On the other hand, in a m-operand adder tree
the number of logic levels is log2(m) (or log2(m) − 1 levels for a signed-digit
or a carry-save adder tree, but a final carry-propagate adder is needed in this
case). Furthermore, the hardware cost of both configurations is similar, so
tree configurations are usually preferred, though the array has a more regular
routing.
Concerning the type of adder, the delay of each carry-propagate adder (carry-
ripple, carry-lookahead,...) depends on the length of its input operands (delay
proportional to n for an n-bit binary carry-ripple adder, O(log2 n) for a carry
lookahead adder). To reduce the latency of addition on FPGAs, these devices in-
corporate dedicated fast carry chain paths [32]. This favours simple carry-ripple
implementations in FPGAs over other carry-propagate adder topologies, except
in the case of non-pipelined implementations for large size operands, but at the
expense of a high hardware cost [33]. Moreover, pipelining techniques in FPGAs
can be applied more effectively to carry-ripple adders [11]. On the other hand,
signed-digit and carry-save adders have a constant computation time, delaying
the computation of the carry propagation until the end. However, a straightfor-
ward implementation on FPGAs [22] roughly requires double hardware than a
carry-ripple adder, and does not exploit the fast carry chain to improve speed.
Several authors [18, 23] have recently proposed efficient mappings of carry-save
adders on FPGAs but only for the binary case.
The delays of both carry-ripple and carry-save adder trees are proportional
to n + log2(m) − 1
1, because the horizontal delays through the log2(m) levels
of carry-ripple chains overlap. In ASIC implementations the advantage of the
carry-save adder tree lies on the flexibility of routing, so the critical path delay
can be reduced by an optimization of interconnections between full adders. In
FPGAs, a conventional carry-save adder tree of full adders [22] is slower than a
carry-ripple adder tree due to the complex routing, so the carry-ripple adder tree
configuration is generally preferred. This can be partially solved by mapping
efficiently compressors that perform operand reductions larger than 3:2 [18, 23].
Decimal multi-operand adders can also be implemented as carry-ripple, signed-
digit or carry-save adder trees but they require additional logic for decimal cor-
rection. Therefore, delay and hardware cost are larger than in the binary case.
Next, we describe the most representative methods proposed for decimal fixed-
1We consider that the final carry propagation in the case of the signed-digit or carry-save
adder tree is implemented in a ripple-carry way
INRIA
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point/integer carry-propagate (carry-ripple, carry lookahead,...) and carry-free
(signed-digit, carry-save...) addition.
2.2 BCD addition/subtraction methods
The IEEE 754-2008 Standard [19] specifies three basic formats (Decimal32, Dec-
imal64, and Decimal128) and two different encodings (binary or BID and deci-
mal or DPD) for decimal floating-point numbers. The value of a finite decimal
floating-point number FX in the Standard is given by
FX = (−1)
sx ·X · 10EX−bias (1)
where sx is a sign bit, X is an integer coefficient, and EX is a biased positive
exponent. In the BID encoding the coefficient X is coded as an unsigned binary
integer, so it needs to be converted to decimal before being displayed to the user.
This encoding is preferred for software implementations of decimal floating-
point arithmetic [8]. On the other hand, the decimal encoding is more oriented
to hardware implementations, and uses BCD to represent the coefficient as a
p-digit decimal integer X =
∑p−1
i=0 Xi 10
i (p ∈ {7, 16, 34} for the three basic
formats). Each digit Xi is coded in BCD as
Xi =
3∑
j=0
xi,j · 2
j (2)
where Xi ⊂ [0, 9] is the ith decimal digit and xi,j ∈ {0, 1} is the jth bit of
the 4-bit BCD digit i. Note that only ten out of the sixteen possible 4-bit
combinations are used (00002 to 10012, where the subscript 2 indicates that the
number is represented in binary).
We want to obtain a non-redundant operand S that represents the decimal
addition of m integer operands Z[k] of p digits coded in BCD, that is
S =
m−1∑
k=0
Z[k] =
m−1∑
k=0
(
p−1∑
i=0
Z[k]i 10
i) (3)
with Z[k]i =
∑3
j=0 z[k]i,j 2
j .
To reduce all the operands Z[k] into a BCD sum S, we can perform re-
cursively two-operand BCD carry-propagate additions or use decimal carry-free
additions with a final conversion to obtain the result in the conventional non-
redundant BCD format. This conversion is usually implemented as a BCD carry-
propagate addition. Several decimal carry-propagate, carry-save and signed-
digit addition methods have been proposed:
2.2.1 BCD carry-propagate addition methods
An straightforward approach to add two BCD operands is to perform a bi-
nary carry-propagate addition to form an intermediate result [24]. To generate
the correct BCD sum, the 6 unused combinations (10102 to 11112) need to be
skipped from the digits of the intermediate result. The usual method is to add
correction factors of 6 (01102). This may produce subsequent carry propaga-
tion between digits, which would require the computation of a new intermediate
RR n° 7420
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X
Y
BCD sum S
+
Figure 1: Example of BCD addition.
sum. BCD subtraction is performed by adding the ten’s complement of the sub-
trahend and the minuend [24]. The ten’s complement of a BCD operand Y is
obtained by the 9’s complement of each 4-bit BCD digit Yi in two possible ways
as
9− Yi =
{
15− 6− Yi = 15− (Yi + 6) = Yi + 6
−16 + (15− Yi) + 10 = (Yi + 10)mod16
(4)
followed by an addition of one bit at the least significant digit (usually intro-
duced as a carry input in a BCD addition). A line over a digit or an operand
denotes a bit complementing operation.
Many techniques have been proposed to reduce the delay of the basic method,
which can be included in one of these two groups:
1. Methods based on pre-correction and post-correction of the bi-
nary sum [2, 15, 16, 17, 30]. An example of BCD addition is shown in
Fig. 1. To speed up the evaluation, the correction factors of 6 are added
digit-wise2 to a BCD input operand. In this way, all the decimal carries
are obtained from a single binary carry-propagate addition of the mod-
ified operands. The decimal carries correspond to the carries generated
each 4 binary positions. For BCD subtraction, the bits in the subtrahend
are inverted (9’s complement plus 6 digit addition). The intermediate bi-
nary sum is computed next. In a basic implementation, the intermediate
result is finally corrected by subtracting six (digit-wise operation) from
each digit position with a decimal carry-out of zero. These methods are
specially suited for combined binary/BCD implementations. BCD adders
of this type were implemented in the IBM z/System processors [4].
2. Direct decimal addition [25] and variants [1, 3, 14, 21]. In these
methods, the decimal carries are obtained by a direct implementation of
2This correction does not produce a carry propagation between digits, since each incre-
mented digit is bounded by 10012 + 01102 = 11112.
INRIA
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a decimal carry-propagate recurrence, such as:
Ci+1 = Gi ∨ Pi Ci (5)
where ∨ is the logical OR and the logical AND is represented by a blank
space between variables. Signals Gi and Pi indicate the conditions for
the generation and propagation of decimal carries for each digit, and only
depend on the value of the input digit sums Zi = Xi + Yi ∈ {0, . . . , 18},
that is:
Gi =
{
1 If Zi > 9
0 Else
Pi =
{
1 If Zi = 9
0 Else
(6)
The decimal carries can be evaluated by means of any conventional carry-
propagate technique (carry-ripple, carry lookahead, carry-skip...). When
a decimal carry-out Ci+1 is produced at a decimal position i, the corre-
sponding 4-bit binary sum Zi must be corrected by 6 (01102) to obtain the
BCD sum digit Si, that is Si = Zi + 6 Ci+1 + Ci. Si can be implemented
using either a direct evaluation of the boolean expressions [13, 25] or a
carry-select mechanism with +6 biased conditional binary sums [3, 21].
The first approach was used in the IBM S/390 machines [6].
2.2.2 BCD carry-free addition methods
Decimal carry-save addition methods use a two BCD word to represent sum
and carry [10, 20] or a BCD sum word and a carry bit per digit [13, 21]. The
first group implements decimal addition mixing binary 3:2 carry-save adders
(made of full adders) or binary counters with combinational logic for decimal
correction. This logic consists on digit additions of +6 or +12 (Modulo 16) to
correct the out of range 4-bit combinations of the intermediate binary sum and
carry words. In [31] is proposed the use of decimal codes different from BCD
to implement decimal carry-save addition using a binary 3:2 carry-save adder
and a simple module that multiplies by 2 the carry operand. The second group
of decimal carry-save methods [13, 21] uses different topologies of 4-bit BCD
carry-propagate adders to implement decimal carry-save addition. Each digit
adder takes two BCD digits and a 1-bit carry input and generates a 1-bit carry
output and the BCD sum digit.
On the other hand, decimal signed-digit adders [14, 27, 29] use a signed-
digit redundant representation (digits in {−a, . . . , 0, . . . , a}, a ∈ {6, 7, 8, 9}) of
the decimal operands. The carry propagation is limited to the next significant
position, although the resultant VLSI implementations are complex and present
irregular layouts. Moreover, there is no special feature in current FPGAs to
simplify the implementation of signed-digit arithmetic [5].
2.3 Estimated cost of FPGA implementations
We have performed a comparative study of several representative BCD multi-
operand addition methods [3, 14, 21, 31]. We modeled tree structures of these
decimal adders parametrized by p (operand length in digits) and m (number
of input operands) and estimated the delay and hardware cost of a state-of-
the-art FPGA implementation, more specifically for Virtex-5/6 devices. We
use this first order evaluation model to compare the complexity of the different
RR n° 7420
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Delay (ns)
Type of BCD Adder Tree {p, m} = 16
Signed-Digit [14] tccap+(4ts + 2tc)× ⌈log2(m)⌉ 17.91
Carry-Save [21] tccap+tcca1(⌈log2(m)⌉+⌈(m-1)/8⌉) 15.35
Carry-Save [31] tccap+2ts(⌈log3/2(m)⌉ − 1) 13.67
Carry-Chain (Low-cost) [3] tc × p/4+tcca1⌈log2(m)⌉ 8.87
Carry-Chain (Fast version) [3] tc × p/4+tcca2⌈log2(m)⌉ 8.12
Carry-Ripple (proposed) tc × p+ts⌈log2(m)⌉ 4.72
tc = 0.06ns : Delay of a 4-bit slice fast carry-path in Virtex-6 speed grade -3.
ts = 0.94ns : Delay of a 1-bit sum-path in Virtex-6 speed grade -3.
tcca1 ≈ 2.2ts + 1.5tc = 2.16ns : Delay of 1-digit carry-chain adder (Low-cost) [3].
tcca2 ≈ 2ts + 1.5tc = 1.97ns : Delay of 1-digit carry-chain adder (Fast)[3].
tccap ≈ tcca1 + (tc × (p− 1)/4) : Delay of p-digit carry-chain adder [3].
Hardware Cost (# LUT-6)
Type of BCD Adder Tree {p, m} = 16
Signed-Digit [14] hcsd × p× (m− 1) + hccca1 × p 3968
Carry-Save [21] hccca1 × p× (m + ⌈(m− 1)/8⌉) 2304
Carry-Save [31] hccsa × p× (m− 2) + hccca1 × p 1472
Carry-Chain (Low-cost) [3] hccca1 × p× (m− 1) 1920
Carry-Chain (Fast version) [3] hccca2 × p× (m− 1) 2400
Carry-Ripple (proposed) hccra2 × p× (m− 1) 1200
hcsd = 16: Hardware cost of a 1-digit decimal signed-digit adder [29].
hccsa = 6: Hardware cost of a 1-digit decimal 3:2 carry-save adder [31].
hccca1 = 8: Hardware cost of 1-digit BCD carry-chain adder (Low-cost)[3].
hccca2 = 10: Hardware cost of 1-digit BCD carry-chain adder (Fast-version) [3].
hccra = 5: Hardware cost of proposed 1-digit BCD carry-ripple adder.
Table 1: Estimated delay and area figures for decimal adder trees (m BCD operands
of p-digit length).
adder tree structures, not to obtain highly accurate area and delay figures. We
present more accurate area and delay estimations from synthesis in Section 5.
To simplify the calculations, we consider that the sum does not overflow and
can be represented in p digits. Table 1 shows area and delay estimations as a
function of p and m, and particularized for the case p = 16, m = 16.
We have mapped the different 1-digit adders into the available hardware
resources of Virtex-5/6 to obtain numerical area and delay estimations. We use
the configurable logic blocks (CLBs) to implement different logic and arithmetic
circuits. Each CLB element contains a pair of independent slices with fast carry
chains and is connected to a switch matrix for routing. The architecture of a
Virtex-5/6 generic slice is shown in Fig. 2. A slice contains four LUTs (look-up
tables), four storage elements, wide-function multiplexers, and carry logic. A
Virtex-5/6 LUT can implement any boolean function of 6 inputs (output O6)
or two boolean functions up to 5 shared inputs (outputs O5, O6). The storage
elements can be configured as edge-triggered D-type flip-flops, level-sensitive
latches or even as simple logic gates. The hardware cost of a design is given
as the number of equivalent 6-input LUTs (LUT-6) used in its implementation.
We express the total delay of a design as a function of two elementary slice
delays: the delay of a 4-bit carry chain (tc, horizontal path in Fig. 2) and the
delay of a 1-bit sum (ts, vertical path in Fig. 2), with ts >> tc. In Table 2 we
INRIA
Multi-operand Decimal Adder Trees for FPGAs 9
LUT-6
Ci
Ci+1
O5O6
a1
FF
1
0
a2 a4a5a0 a3
aqoutamux ao6
clk
ao6
ao5
ax
LUT-6
O5O6
b1
FF
1
0
b2 b4b5b0 b3
bqoutbmux bo6
clk
bo6 bo5
bx
LUT-6
O5O6
c1
FF
1
0
c2 c4c5c0 c3
cqoutcmux co6
clk
co6 co5
cx
LUT-6
O5O6
d1
FF
1
0
d2 a4d5d0 d3
dqoutdmux do6
clk
do6 do5
dx
tc-path
ts-path
Figure 2: Block diagram of a Virtex-5/6 Slice.
have used values ts = 0.94ns and tc = 0.06ns, obtained for Virtex-6 with speed
grade -3. We have not considered neither storage element delays nor routing
delays in this evaluation model.
The multi-operand adder tree implemented by Erle et al. in a decimal mul-
tiplier [14] uses the decimal signed-digit adder proposed by Svoboda [29]. The
resulting implementation of this digit adder in a Virtex-5/6 is complex and uses
more logic (16 LUTs) than the BCD carry-ripple or carry-save digit adders.
The decimal carry-save adder trees analyzed [21, 31] require less logic, but still
have many interconnections which complicate the FPGA implementation and
routing. An alternative is to implement a BCD carry-propagate adder tree that
can make use of the fast carry chain. In Fig. 3 we show the Virtex-6 imple-
mentation of the BCD carry-chain adders proposed by Bioul et al. [3], based
on direct decimal addition methods. The low-cost (hccca1 = 8) 1-digit adder is
shown in Fig 3a. We also implemented the final BCD carry-propagate adders
in the carry-free adder trees [14, 21, 31] using this cell. A faster configuration
but with a larger hardware cost (hccca2 = 10) is shown in Fig. 3b. However, the
p−digit BCD carry-chain adders require more than double the hardware (8p or
10p LUTs) of an equivalent binary carry-ripple adder (3.32p LUTs) 3. Besides,
since the logic depth of these BCD adders is also doubled, the delay of a tree
implementation is incremented in a proportional amount.
To mitigate the two previous drawbacks we developed a BCD carry-propagate
addition algorithm that can be implemented in a binary carry-ripple fashion.
We present this algorithm in the next Section. It leads to a more efficient
implementation of BCD addition in FPGAs. Besides, the resultant tree imple-
mentations in Virtex-5/6, shown in Section 4, present many similarities with a
binary carry-ripple adder tree, so they can be pipelined in a similar way using
existing techniques [11].
3A p-digit BCD adder has the same input range as a binary ⌈log2(10)⌉× p-bit adder, with
⌈log2(10)⌉ ≈ 3.32.
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Figure 3: BCD Carry-Chain Adders (1-digit). Prior Art [3]
3 Proposed BCD addition method
Unlike direct decimal addition methods, the methods based on pre- and post-
corrections of the binary sum (see Fig. 1) can make full use of any binary
adder, for example a binary carry-ripple adder. However, the area and latency
overhead due to these decimal corrections is not negligible and the resulting
implementations are as complex as the BCD carry-chain adders proposed by
Bioul et al. [3]. The method proposed in this work also obtains the decimal sum
from the binary addition of the BCD input operands, but the post-correction
stage is simplified or removed at the expense of a slightly complex pre-correction
stage. Besides, another advantage of our proposal is that the pre-correction
stage can be integrated with the binary carry-ripple addition logic in Virtex-
5/6 FPGAs at the cost of an extra 6-input LUT per digit. As we show later in
Section 4, each 1-digit (4-bit) adder occupies the area of 4-bit binary carry-ripple
adder (one Virtex-5/6 slice) and an additional 6-input LUT.
The algorithm is defined for two BCD input operands but can be applied
recursively to more BCD addends. An example of addition for three BCD
operands X, Y , W is shown in Fig. 4. First, BCD operands X, Y are added as
Z = X + Y in three steps. The two first are pre-correction steps and the third
is the subsequent binary carry-propagate addition. The pre-correction consists
on conditional addition of +6 (01102) factors to the input BCD operands in a
digit-wise fashion. These +6 corrections are needed to get the correct decimal
carry outputs at each digit position since the BCD addition is computed as a
binary carry-propagate addition. In the previous methods [2, 15, 16, 17], the
+6 factors were added independently of the value of the input operands, such
that the binary sum had to be corrected at each decimal position when the
corresponding carry-out was zero.
In our method, a correction factor of 6 is added to the BCD input digits Xi,
Yi when the sum XUi + Y
U
i is equal or higher than 8. We denote by X
U
i , Y
U
i
the sum of the 3 most significant bits of Xi and Yi respectively. To check this
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1) Detection of conditions ZUi+WUi>=8 
and digits with hexadecimal value E, F 
(111-) 
1111  1101  1010  0010
1001  0111  0100  0010
BCD  (8421 weight bits)Decimal/ 
hexadecimal  
value
Decimal carries 
+
9742
5954 0101  1001  0101  0100
0101  1001  0101  0100
0100  0110  1111  0110
11 0
0001  0101  0110  1111  0110
(=15696)
2) Digitwise +6 conditional pre-correctionsFDA2
5954
156F6
+6
AU2= 1 
3) Binary carry-propagate Addition
Algorithm steps: S= X+Y+W
X
Y
Intermediate Decimal sum Z
+
Two representations for 8 and 9: 
8 =>{1000 , 1110}   
9 =>{1001 , 1111} 
AU1= 1 AU0= 0
+6 +6
AU3= 1 
0
1) Detection of conditions XUi+YUi>=8
0001 1111  1110  1000  1110
0001  1011  1100  1111  1100
0000  0100  0001  1001  0010
Decimal carries 
+
04192
0001 1111  1101  1000  1110
00 1
0001  0101  0110  1111  0110
2) Digitwise conditional +6/-6 pre-corrections: 
     AUi==1 => +6 
     Zi in {E, F}=> -6 
     Wi in {E,F}=> -6
1FE8E
156F6
+6
AU2= 1 
3) Binary carry-propagate Addition
S3
Z
W+
AU1= 1 AU0= 1
+6 -6+6=0
AU3= 1 
0
S0S1S2S4
156F6
AU4= 0 
0000  0100  0001  1001  001004192
+6
=19888 BCD sum S0001 1001  1000  1000  1000
Final step) Replacement of 4-bit strings 111- => 100- 
(performed only once)
TWO-OPERAND ADDITION S=Z+W
TWO-OPERAND ADDITION Z=X+Y
Figure 4: Example of BCD addition using the proposed algorithm.
condition we implement the boolean function AUi , defined as
AUi =
{
1 If XUi + Y
U
i ≥ 8
0 Else
(7)
Finally, each decimal sum digit as the 4-bit binary sum
Zi =
{
(Xi + Yi + 6 + Ci)mod16 If A
U
i == 1
(Xi + Yi + Ci)mod16 Else
(8)
The different values of Zi and Ci+1 as functions of Xi, Yi and Ci are shown
in Table 2.
If XUi + Y
U
i > 8, the decimal carry output Ci+1 is equal to 1, so in this
case the +6 corrective factor produces the correct BCD sum digit at the output
of the binary addition Zi. If XUi + Y
U
i < 8, the decimal carry output Ci+1 is
always zero and the pre-corrective factor +6 is not added to position i. The
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Zi Ci+1 Xi + Yi X
U
i + Y
U
i A
U
i Ci
0 to 9 0 0 to 8 0 to 6 0 {0, 1}
0 to 9 1 10 to 18 10 to 16 1 {0, 1}
{14, 15} 0 {8, 9} 8 1 0
15 0 8 8 1 1
0 1 9 8 1 1
{0, 1} 1 10 8 1 {0, 1}
Table 2: Different cases for Zi and Ci+1.
correct BCD sum digit is also given by Zi. However, the BCD sum digit i
does not correspond with Zi when XUi + Y
U
i == 8 and Ci+1 is zero. In this
case a corrective factor +6 was added in excess since the carry output Ci+1 is
zero, so Zi ∈ {14 (1110)2, 15 (1111)2} instead of the correct BCD sum digits
{8 (1110)2, 9 (1001)2}.
To avoid post-corrections between the different levels of two-operand adders,
we allow 4-bit combinations {11102, 11112} to be valid representations of deci-
mal values 8 and 9 respectively. Thus, intermediate decimal sums use 4-bit vec-
tors {10002, 11102} to represent 8, and 4-bit vectors {10012, 11112} to represent
9. The subsequent two-operand BCD addition S = Z +W is modified to detect
both 4-bit vectors values for 8 and 9 in parallel with conditions ZUi + W
U
i ≥ 8
as we show in the bottom half of Fig. 4. As before, the decimal sum digits are
computed as the 4-bit binary sums
S∗i =
{
(Zi + Wi + 6 + Ci)mod16 If Z
U
i + W
U
i ≥ 8
(Zi + Wi + Ci)mod16 Else
(9)
Once all the BCD inputs operands have been reduced to one decimal operand
S∗, the 4-bit binary strings S∗i ∈ {11102, 11112} must be replaced by the BCD
digits {10002, 10012} respectively. The BCD final sum digits Si are obtained
from the 4-bit vectors S∗i in a single final step as
Si = s
∗
i,3 8 + (s
∗
i,2s
∗
i,3) 4 + (s
∗
i,1s
∗
i,3) 2 + s
∗
i,0 (10)
As we show in Section 4, to implement this transformation we configure two
storage elements of the Virtex-5/6 slice as logical AND gates with an inverted
input for bit s∗i,3.
4 Virtex-5/6 implementations
In this Section we detail the Virtex-5/6 implementation of the proposed BCD
carry-ripple adder tree for multioperand decimal addition. We present the com-
binational architecture in Section 4.1 and a fully pipelined design in Section
4.2.
4.1 Combinational architecture
The block diagram of the combinational architecture that implements equation
(3) is shown in Fig. 5. It consists of a tree of ⌈log2(m)⌉ levels of BCD carry-
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Z[m-1] 
 
Z[m-2] Z[1] Z[0]Z[k+1] Z[k-1]
BCD carry-ripple adderBCD carry-ripple adderBCD carry-ripple adderBCD carry-ripple adder
4p+1 4p+1
BCD carry-ripple adder
4p+2
4p+1 4p+14p+1
BCD carry-ripple adder
4p+l-1
4p+1
BCD carry-ripple adder
4p+3
4p+24p+2
BCD carry-ripple adder
4p+2
BCD carry-ripple adder
4p+l-1
log2 (m) levels 
 
4p+l
S 
BCD Correction (INV-AND2 gates)4p+l S* 
4p 4p 4p 4p 4p 4p 4p 4p
Z[k-2]Z[k]
Figure 5: Block Diagram of a Carry-Ripple Adder Tree.
ripple adders that reduces m BCD operands Z[k] into a final BCD sum S. The
width of each BCD adder in the first row of the tree is p digits (or 4p bits).
To avoid sum overflows, we need to extend the width of each BCD adder an
appropriate amount. For example, the width of the final adder requires to be
incremented in at least ⌈log10 m⌉ digits or l bits, with l given by
l = 4⌊log10 m⌋+ ⌈log2(m/10
⌊log
10
m⌋)⌉ (11)
The result of each two-operand BCD sum is passed to an adder a level down and
the carry is ripple through length of the adder. However, since the carry-ripple
chains overlap, the signals are propagated as much as 4p + l bits in length plus
⌈log2(m)⌉ levels in depth.
Each BCD carry-ripple adder adds two BCD operands and produce an in-
termediate decimal sum as described in Section 3. To implement efficiently the
sum digit Equation (8), we merged the computation of the pre-correction steps
(computation of AUi and conditional +6 addition) with the 4-bit binary carry-
ripple sum. The resultant Virtex-5/6 implementation of 1-digit BCD carry-
ripple adder is shown in Fig. 6. This sum cell adds two decimal digits Xi,
Yi, and a carry input Ci, and produces a decimal digit Zi and a carry output
Ci+1. The decimal digits are represented in the extended BCD code of Table 3,
though in practice digits 8 and 9 only have the following two representations:
{10002, 11102} for 8, and {10012, 11112} for 9.
The hardware cost of this 1-digit BCD adder is of five 6-input LUTs (1 slice
and a LUT). The 6-input LUTs compute the binary carry-generate (gi,j) and
carry-propagate (pi,j) signals required to implement Zi (Equation (8)). The
boolean expressions for the binary carry-generate and carry-propagate signals
are given by:
gi,3 = xi,3yi,3 ∨ xi,3(yi,2 ∨ yi,1) ∨ yi,3(xi,2 ∨ xi,1) ∨ xi,2yi,2(xi,1 ∨ yi,1)
gi,2 = 0
gi,1 = 0
gi,0 = xi,0yi,0
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LUT-6
1
zi,3 
 
0
1 1
LUT-6
1
0
LUT-6
1
0
LUT-6
1
0
zi,2 
 
zi,1 
 
zi,0 
 
pi,2 
 
pi,1 
 
pi,0 
 
pi,3 
 
4 2 18
xi,0 
 
CiCi+1
gi,0 
 
yi,0 
 
LUT-6
33
gi,3
YUi = y i,3 8 + yi,2 4 + yi,1 2
XUi = x i,3 8 + xi,2 4 + xi,1 2
00
Figure 6: Proposed BCD Carry-Ripple Adder (1 digit).
Decimal BCD Extended BCD
0 0000 0000
1 0001 0001
2 0010 0010
3 0011 0011
4 0100 0100
5 0101 0101
6 0110 0110
7 0111 0111
8 1000 1**0
9 1001 1**1
∗ can be either 0 or 1.
Table 3: BCD codings
pi,3 = (xi,3 ⊕ yi,3)[xi,2 ∨ yi,2 ∨ xi,1 ∨ yi,1] ∨ xi,3yi,3[xi,2yi,2xi,1yi,1
∨(xi,2 ⊕ yi,2)xi,1yi,1] ∨ xi,3yi,3yi,2yi,1 ∨ yi,3xi,3xi,2xi,1
pi,2 = (yi,3yi,2)⊕ (xi,3xi,2)⊕ [xi,1yi,1AUi ∨ (xi,3 ∨ xi,1)(yi,3 ∨ yi,1)A
U
i ]
pi,1 = (yi,3yi,1)⊕ (xi,3xi,1)⊕A
U
i
pi,0 = xi,0 ⊕ yi,0 (12)
with
AUi = xi,3 ∨ yi,3 ∨ xi,2yi,2 ∨ (xi,2 ∨ yi,2)xi,1yi,1 (13)
The logic complexity and logic depth of the proposed BCD sum cell are close
to the values of the 4-bit binary carry-ripple adder for Virtex-5/6.
The final BCD correction block, which implements Expression (10), is de-
tailed in Fig. 7 (1-digit slice).
We have estimated the area and delay of the proposed BCD adder tree
using the model for the Virtex-5/6 slice described in Section (2.2). We have not
included in this rough estimation the hardware required to avoid sum overflows.
The critical path delay is given by
ttree = tc × p + ts × ⌈log2(m)⌉ (14)
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FF
SRI
si,3
clk
s*i,3
FF
SRI
clk
si,0
si,2
si,2 = s*i,3 s*i,2
Two input AND gate with one 
input inverted (AND2B1L) 
implemented in a 
configurable slice latch
D D
s*i,2 s*i,1 s*i,0
si,1 = s*i,3 s*i,1
s*i,2
s*i,3
Figure 7: Block Diagram of 1-digit correction.
where tc is the delay of the carry chain of a 1-digit (4-bit) BCD adder and ts the
delay of the sum path of the 1-digit BCD adder. The equivalent hardware cost
of each adder is 5 LUTs per digit. The total hardware cost of the BCD adder
tree is 5× p× (m− 1) LUTs. The figures for p = m = 16 are shown in Table 1.
The delay of the Virtex-6 implementation with speed grade -3 is estimated in
4.72 ns and requires about 1200 6-input LUTs. When compared to a adder tree
implemented with the BCD Carry-Chain Adder cells [3] of Fig. 3a the area and
speed are improved a factor 1.6 and 1.9 respectively.
4.2 Pipelined architecture
We have fully pipelined the combinational architecture as follows: each level of
the adder tree is placed in a pipeline stage. Besides, each carry-ripple adder is
pipelined in chunks of k bits at most. The total number of pipelined stages is
equal to ⌈(4p + l)/k⌉ + ⌈log2(m)⌉. In Fig. 8 we show a BCD adder tree with
this register placement for chunks of k = p bits.
A significant amount of registers is required for input synchronization [11].
To reduce the hardware cost, these synchronization registers are placed in the
first pipeline level of the tree and packed together as 16-bit shift register LUTs.
5 Synthesis Results and Comparison
Combinational and pipelined versions of the BCD carry-ripple adder tree pre-
sented in Section 4 were designed in VHDL for arbitrary values m, p and k
using the Xilinx ISE Design Suite 11.4. To have more control over the mapping
process the different adder cells were directly instantiated into components of
the Xilinx Virtex-6 library. The architectures were synthesized in a Virtex-6
XC6VLX75T device with speed grade-3 using the XST compiler and simulated
with Modelsim SE 6.5.
From the survey presented in Section 2 we determined that the most suitable
structures for fast BCD multi-operand addition in FPGAs are trees built of
carry-ripple or carry-chain adders. To extract more precise conclusions from
comparison, we coded and synthesized two different adder trees: a binary carry-
ripple adder tree and a tree built of the BCD carry-chain adders shown in Fig.3
(Bioul et al. [3]).
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Z[m-1] 
 
Z[m-2] Z[1] Z[0]Z[3] Z[2]
4p+l
S 
4p4p
pppp pppp
p p pp1
pppp pppp
p p pp1
4p4p4p4p
pppp pppp
p p pp1
4p+1
p p pp1 1
p p p p14p+1
p p pp1 1
p p p p1
4p+l-1
p p pp1
p p p pl-1
l-1
BCD Correction (INV-AND2 gates)
Figure 8: Detail of a pipelined BCD Multioperand Adder Tree (k = p).
p = 16, n = 54 p = 34, n = 113
Cost Delay Cost Delay
Adder Type (# LUT-6) (ns) (# LUT-6) (ns)
BCD Carry-Chain (Low area) [3] 128 2.66 272 2.93
BCD Carry-Chain (Fast version) [3] 160 2.51 340 2.78
BCD Carry-Ripple (proposed) 80 2.17 170 3.25
Binary Carry-Ripple (n) 54 1.75 113 2.63
Binary Carry-Ripple (4p) 64 1.90 136 2.98
Table 4: Synthesis results for two-operand carry-ripple or carry-chain adders.
In Table 4 we show the area and delay obtained from the synthesis of different
two operand (m = 2) carry-propagate adders. The hardware cost is expressed
in terms of equivalent LUT-6 units and the delay in ns. We obtained results for
the basic operand sizes specified in the IEEE 754-2008 standard: p = 16 and
p = 34. In the case of binary operands, we considered n-bit operands with the
same input range as in the decimal case: n = ⌈3.32 × p⌉ bits, that is, n = 54
and n = 113. We have also included in the comparison binary operands of 4p
bit length, more specifically of 64 and 136 bits length.
The proposed BCD carry-ripple adder practically halves the hardware cost
of the BCD carry-chain adder and is still very competitive in terms of speed.
The BCD carry-chain adders have speed advantages for large carry chains at
expense of high hardware costs. However, as we show next, this advantage is
not observed in a multi-operand adder tree, due to the overlap of the carry
chain propagations. Table 5 shows the area and delay results from the synthesis
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(p,m,n) (16,16,54) (34,34,113)
Cost Delay Cost Delay
Adder Type (# LUT-6) (ns) (# LUT-6) (ns)
BCD Carry-Chain (Low area) [3] 1976 9.10 9136 13.75
BCD Carry-Chain (Fast version) [3] 2470 8.28 11420 12.50
BCD Carry-Ripple (proposed) 1235 5.22 5710 8.62
Binary Carry-Ripple (n) 821 3.90 3769 6.23
Binary Carry-Ripple (4p) 971 4.05 4519 6.57
Table 5: Synthesis results for m-operand carry-ripple or carry-chain adders.
#pipe. Clock Freq. Delay Hardware Cost
k (bits) stages (Mhz) latency× #stages #LUT-6 #FF
32 6 560 Mhz 10.7 ns (1.79 × 6) 2259 2042
24 7 621 Mhz 11.3 ns (1.61 × 7) 2259 2057
16 8 646 MHz 12.4 ns (1.54 × 8) 2259 2072
12 10 700 Mhz 14.3 ns (1.43 × 10) 2259 2102
Table 6: Synthesis results for the pipelined BCD adder tree (m = p = 16).
#pipe. Clock Freq. Delay Hardware Cost
k (bits) stages (Mhz) latency× #stages #LUT-6 #FF
27 6 712 Mhz 8.4 ns (1.40 × 6) 1685 1715
18 7 797 Mhz 8.8 ns (1.25 × 7) 1685 1730
14 8 837 MHz 9.6 ns (1.20 × 8) 1685 1745
11 9 850 Mhz 10.6 ns (1.18 × 9) 1685 1760
Table 7: Synthesis results for the pipelined binary adder tree (m = 16,n = 54).
of different combinational carry-ripple and carry-chain adder trees. We have
particularized the results for m = 16 and m = 34 input operands. Apart form
a reduced hardware cost, the proposed BCD carry-ripple adder trees also have
significant speed advantages with respect to the BCD carry-chain adder trees.
We have pipelined the combinational BCD carry-ripple adder tree as de-
scribed in Section for p = m = 16 and different values of k. The synthesis results
are presented in Table 6. We also pipelined a multioperand binary carry-ripple
adder tree for n = 54 and p = 16 in the same way. The synthesis results are
presented in Table 7. The BCD design has 30% more area and about 20% more
latency than the binary carry-ripple tree.
6 Conclusions
In this work we presented the design of a BCD multi-operand adder and its
implementation on a Virtex-5/6 FPGA. We performed a survey of prior tech-
niques of BCD muti-operand addition to find the most area-efficient low-latency
FPGA implementation. From this survey we found that tree structures build of
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BCD carry-ripple or carry-chain adders are suitable for state-of-the-art FPGA
implementations.
To improve the efficiency of Virtex-5/6 implementations we have developed a
new algorithm for BCD carry-propagate addition. Combinational and pipelined
versions of the BCD multi-operand adder were synthesized in a Virtex-6 speed
grade-3 device and the results compared with a binary carry-ripple adder tree
and a BCD multi-operand adder tree build of BCD carry-chain adders. We
show that the proposed design is a very competitive option for high-performance
low-latency implementations of BCD multiplication on Virtex-5/6 FPGAs at a
moderate hardware cost.
As future work we plan to integrate the proposed multi-operand BCD adder
in a core of the FloPoCo project4, a generator of arithmetic cores for FPGAs,
and to support more FPGA targets than Virtex-5/6 families.
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